INTRODUCTION
The increasing complexity of VLSI circuits has made it expremely difficult to detect faults in such circuits. The large transistor count in present day circuits also makes the presence of multiple faults more probable. Off [7] .
The design of TSC systems is currently aimed at detection of single stuck-at faults. This [2, 14] . This make it necessary for TSC design techniques to be developed for circuits at the transistor level.
Currently, CMOS is the dominant circuit technology for implementing VLSI systems. A FCMOS gate, shown in Figure 1 , consists of complementary P and N networks. It has been established that breaks, stuck-on transistor faults constitute a significant portion of the faults occuring in CMOS circuits [2] . This work is aimed at the detection of such faults. 
Output
Break faults are caused by missing conducting material [3] . Break defects in CMOS circuits can be of two kinds e.g., intra-gate breaks and signal line breaks. Figure 2 shows possible break defects in a typical FCMOS circuit. Intra-gate breaks occur internal to a gate e.g., break between source and drain, break in metal contacts to drain, breaks in diffusion region etc. Signal line breaks occur in the gate of the transistor. A signal line break can also cause a transistor to behave as a stuck-on transistor [3] . Thus, successful detection of break faults requires the detection of stuck-on transistor faults as well. An intra-gate break may cause the output to either float or to remain at an incorrect value. Capacitive coupling between adjacent nodes may further complicate the situation [13] [9] , or by using high resistivity semiconductor material for the channel.
The proposed technique covers the following three fault sets:
1. All single breaks or struck-ons or struck-offs in any transistor in the circuit. 2. All multiple breaks and stuck-offs transistor in the functional circuit i.e., multiple break or stuck-off faults which include the weak transistors are not included. 3. All multiple stuck-on transistors.
The phrase 'fault set' will apply to any of the above three sets. However, faults from only one of the sets will be assumed to be present at any time. 
SIMULATION RESULTS
The layout of the original circuit, created using MAGIC (VLSI layout editor), was modified to obtain the layout for the TSC circuit of Figure 5b . The two transistors were appended to the circuit with minimal modifications to the original layout. The transient simulation of the original and the modified circuit were carried out using CaZm (circuit analyzer and timing simulator). The plots of the input and output waveforms are shown in Figure 6 . The inputs in Figure 6 are given for the worst case time delays and logic levels for the outputs. For example, as discussed before, the worst case, for logic level '1' on output Y1 is when ABCD 1000. i.e., input pattern which turns on the maximum number of transistors in series. For this input, and for the selected size of transistor T10, the voltage at Y1 is 3.97 V (Fig. 6) . The results reported in Table III are derived from the timing diagrams of the outputs in Figure 6 . In addition, the TSC circuit was simulated for various comibinations of faults from the fault sets. Some of the results are tabulated in Table I  and Table II. Table I The added voltage supply line (Vgg 2.5 V) will be common to all the gates. This can be generated on-chip by using just two transistors in an inverter configuration, but with the output and input shorted. CMOS circuits usually have no static power consumption since there is no static path between Vdd and Gnd. On the other hand, the modified TSC FCMOS circuits have static paths between Vdd and GND when Y1 is pulled up or when Y2 is pulled down. Therefore, the power consumption for the TSC circuit is comparable to the power consumption in nMOS circuits. The power consumption for the modified, i.e., TSC, circuit was 0.!3 mW compared to 0.02 mW for the original FCMOS circuit.
TSC MULTISTAGE FCMOS CIRCUITS
A general structure of a multistage TSC FCMOS circuit is shown in Figure 7 . G1 and G2 are any complex gate whereas G3 is a two input gate (NAND or NOR). Note that inputs to the P and N networks of gates G1 and G2 have not been separated. The I. S1 fault-free and $2 fault-free. II. S1 fault-free and $2 faulty. III. S1 faulty and $2 fault-free. IV. S1 faulty and $2 fault. 10. Due to the crossover in the diagram, the P-network of S will get an input of 0 and the N-network will get an input of 1. This input will turn on a pair of transistors in $2. The outputs of S1, thus, simulate the effect of a stuck-on transistor in $2 by turning on two transistors in a pair. If the other inputs to $2 are such that they sensitize this 'fault', then both networks will be turned on, and the outputs Y1Y2 equal 10. Thus, the effect of a fault in S1 has propagated to the final output of the multistage circuit. This proves the circuit to be TSC for Case III. 
